California Polytechnic San Luis Obispo

• Built a custom CMOS non-inverting buffer using ElectricTM
• Optimized layout designs using circuit analysis
• Designed and analyzed CMOS buffer based on speed, area, and power under PSpice
• Wrote and documented professional reports on the design (during the deserted era of AI Technology, thesis on paper T_T)